

20V, 10A, Synchronous Boost Converter with Load Disconnect Control

1 Features

- Input Voltage Range :2.7V to 20V
- Output Voltage Range: 4.5V to 20V
- Efficiency up to 96%: VIN = 7.2 V, VBUS = 16 V, IOUT = 2 A
- Two 7mΩ FETs Integrated
- Adjustable switching frequency up to 2.2MHz
- Programmable Cycle-by-Cycle Current Limit up to 15A
- Hiccup Short Protection with Load Disconnect Drive
- DCM Operation under light load
- Input Under-Voltage Lockout
- Output Over-Voltage Protection at fixed 21V
- Over-Temperature Protection
- QFN13-FC 3*3.5 Package

2 Applications

- Portable POS terminal
- Bluetooth Speaker
- E-Cigarette
- Thunderbolt Interface
- USB Type-C Power Delivery

3 Description

The PL30502 is a 20-V synchronous Boost converter with the gate driver built-in for load disconnect. The PL30502 integrates two low on resistance power FETs: A 7-m Ω switching FET and a 7-m Ω rectifier FET.

The PL30502 uses the adaptive constant off time peak current mode control. PL30502 has an internal feature to help improving light load efficiency. When output current is low, PL30502 will go into DCM mode.

The PL30502 includes configurable features include programmable cycle-by-cycle current limit and programmable switching frequency functions.

The PL30502 could isolate the output from input side when shutdown. Once the output is shorted, it enters into the hiccup mode to lower the thermal stress and can recover automatically after the short condition releases. Additionally, the PL30502 also has OVP and thermal protection to avoid the fault operation. The PL30502 is in a 3.0-mm x 3.5-mm 13-pin VQFN package with enhanced thermal dissipation.

4 Typical Application Schematic




Fig. 1 Application Schematic



5 Pin Configuration and Functions




Fig. 2 Pin-Function (QFN13-FC)

Pin		Description
Number	Name	Description
1	FREQ	The switching frequency is programmed by a resistor between this pin and the AGND. This pin can't be float in application.
2	AGND	Analog ground.
3	ILIMIT	A Adjustable LSFET peak current limit. Connect a resistor to AGND.
4	COMP	Output of internal error amplifier, loop compensation network connect to COMP and AGND .COMP is a sensitive node, keep COMP away from SW and BST pin.
5	FB	Feedback Input. FB senses the output voltage, connect FB with a resistor divider connected between the output and ground. FB is a sensitive node, keep FB away from SW and BST pin.
6	PGND	Power ground. The source of LSFET connect to PGND internally.
7	sw	Power switching pin of boost converter, common node of LSFET drain and HSFET source. Connect the coil to this pin and power input.
8	VBUS	Output pin of boost converter, connect to the drain of HSFET internally.
9	DISDRV	A gate drive output for the external disconnect FET. Connect the DISDRV pin to the gate of the external FET. Leave it floating if not using the load disconnect function.
10	vcc	Output of internal regulator, A ceramic capacitor of more than 4.7µF is required between this pin and ground.
11	EN	Enable pin. Pull high to turn on the IC, don't float.
12	VIN Input supply pin. Bypass Vin to GND with a large capacitor and at least another 0.1uF ceramic capacitor to eliminate noise on the input to the IC. Put the capacitors close to Vi and GND pins.	
13	BST	Boot strap pin Connect a 0.1µF or greater capacitor between SW and BST to power the high side gate driver.

6 Device Marking Information

Part Number	Order Information	Package	Package Qty	Top Marking
PL30502	PL30502IFQ13	QFNFC3.5X3-13L	3000	30502 RAAYMD

PL30502: Part Number

RAAYMD: RAA: Lot NO.; YMD: Package Date



7 Specifications

7.1 Absolute Maximum Ratings^(Note1)

Symbol	Description	Rating	Unit
BST	BST Voltage	-0.3 to SW+6.5	V
Vvin, Vsw, Vdisdrv, Vbus, Ven	VIN, SW, DISDRV, VBUS, EN voltage	-0.3 to +23	V
Others	FB, COMP, ILIMIT, VCC, FREQ voltage	-0.3 to +6.5	V

7.2 Handling Ratings

PARAMETER	DEFINITION		MAX	UNIT
T _{ST}	Storage Temperature Range	-65	150	°C
TJ	Junction Temperature		+150	°C
TL	T _L Lead Temperature		+260	°C
.,,	HBM Human body model		2	kV
V _{ESD}	CDM Charger device model		500	V

7.3 Recommended Operating Conditions (Note 2)

Symbol	Description	Rating	Unit
V _{IN}	Input Voltage	2.7 to 20	V
V _{VBUS}	Output Voltage	4.5 to 20	V
V_{BST}	BST voltage	0 to SW+5	V
Ven	EN voltage	0 to VIN	V
$V_{\text{SW}},V_{\text{DISDRV}}$	SW, DISDRV voltage	0 to VBUS	V
Others	FB, COMP, ILIMIT, VCC, FREQ voltage	0 to 5	V
T _A	Operating Ambient Temperature Range	-40 to +85	°C

7.4 Thermal Information^(Note 3)

Symbol	Description	QFN13-FC	Unit
θ_{JA}	Junction to ambient thermal resistance	50	°C/W
θ _{JC}	Junction to case thermal resistance	10	C/VV

- Exceeding these ratings may damage the device.
 The device function is not guaranteed outside of the recommended operating conditions.
- 3) Measured on approximately 1" square of 1 oz copper.



7.5 Electrical Characteristics

VIN = 2.7 V to 14 V and VOUT = 16 V, TJ = -40 °C to 125 °C, Typical values are at TJ = 25 °C, unless otherwise noted.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Supply Se	ection	1				
V _{IN}	VIN operating range		2.7		20	٧
V _{INUV}	VIN UVLO threshold voltage	when VIN < V _{INUV} , IC turn off, falling edge		2.6		٧
V _{INUV_HYS}	VIN UVLO hysteresis voltage	after VIN > V _{INUV} + V _{INUV_HYS} , IC restore operation		0.35		٧
V _{cc}	VCC regulation voltage	I _{VCC} =2mA, VIN=6V		5		٧
V _{CCUV}	VCC UVLO threshold voltage	VCC falling edge		2.1		٧
V _{CCUV_HYS}	VCC UVLO hysteresis voltage			0.1		٧
I _{Q_VIN}	Standby current into VIN pin	VIN=EN=4V, VBUS=12V, FB=1.3V, no Ext. FET		23		uA
I _{Q_VBUS}	Standby current into VBUS pin	VIN=EN=4V, VBUS=12V, FB=1.3V, no Ext. FET		280		uA
I _{SD_VIN}	Shutdown current	EN=0V, VIN=4V		2		uA
VBUS Sec	tion					1
V BUS	VBUS operating range		4.5		20	٧
V_{OVP}	VBUS OVP threshold voltage	Rising edge	20.5	21	21.5	٧
$V_{\text{OVP_HYS}}$	VBUS OVP hysteresis voltage	Falling below V _{OVP}		0.5		٧
V_{FB}	Reference voltage at FB pin		1.182	1.2	1.218	٧
I _{FB}	FB pin leakage current	FB=1.2V	-50		50	nA
Error Am	plifier Section					
G_M	Error amplifier trans-conductance	FB=1.2V, COMP=1.5V		610		uS
I _{SOURCE}	COMP pin source current			54		uA
I _{SINK}	COMP pin sink current			54		uA
G _{CS}	COMP to current gain(Note4)			10		S
Power FE	T Section					
R _{ONLS}	Low side NFET on-resistance	I _{DS} =0.5A		7		mΩ
R _{ONHS}	High side NFET on-resistance	I _{DS} =0.5A		7		mΩ
I_{LKLS}	Low side FET leakage current	VSW=20V			1	uA
I _{LKHS}	High side FET leakage current	VBUS=20V, VSW=0V			1	uA
V_{BST}	High side driver supply voltage	BST-SW		5		٧
ILIM Sect						
V_{ILIM}	Reference voltage at ILIM			0.5		٧
I _{LIM}	Peak LS NFET current limit	RLIM=100k Ohm, Ilimit=1M/RSET RLIM=200k Ohm, Ilimit=1M/RSET	8	10 5	12 6	A A
Fsw Section		REIM-200K OHHI, RHITIC-1M/ RSE1	4]	U	_ A
		D 400k F- F40040 / P	ı	I 500		1.11=
f _{SW}	Switching frequency	RFREQ=100k, Fs = 5x10^10/RFREQ		500		kHz
t _{on_min}	Minimum LSFET on time(Note4)			105		ns
t _{off_min}	Minimum HSFET on time(Note4)			140		ns
EN sectio		T	ı			т
V _{EN_H}	EN high threshold voltage	$EN > V_{EN_H}$, enable IC after t_{EN_ON}		1.2		V
V _{EN_L}	EN low threshold voltage	EN < V _{EN_L} , shutdown IC		1.0		٧
I _{EN}	EN input current	VEN=1.3V	-50		50	nA



Electrical Characteristics(continued)

VIN = 2.7 V to 14 V and VOUT = 16 V, $TJ = -40 ^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$, Typical values are at $TJ = 25 ^{\circ}\text{C}$, unless otherwise noted.


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit		
Short Cir	Short Circuit Protect section							
I _{OCP}	LS NFET current threshold for OCP			15		Α		
I _{SCP}	LS NFET current threshold for SCP			20		Α		
V _{SCP}	FB voltage threshold for SCP			0.4		٧		
T _{HICCUP}	Waiting time for restart in hiccup mode			120		mS		
Soft Start	section							
T _{POR}	POR time			2		mS		
T _{PRE_CHG}	VBUS Pre-charge time			4		mS		
T _{TURN_ON}	Disconnect MOS Turn on time			4		mS		
T _{STARTUP}	FB Soft Startup time			4		mS		
OTP sect	ion							
T _{SD}	Thermal shutdown temperature			150		° C		
T _{SD_HYS}	Thermal shutdown hysteresis temperature			20		° C		

Note:

⁴⁾ Guaranteed by design, not tested in production.




7.6 Typical Characteristics





PL30502





8. Detailed Description

8.1 Overview

The PL30502 is a synchronous boost converter designed for delivering the switch peak current up to 15A and output voltage up to 20 V.

PL30502 has an internal feature to help improving light load efficiency. When output current is low, PL30502 will go into DCM mode.

The PL30502 provides the excellent line and load transient response with the minimal output capacitor. The external loop compensation brings the flexibility to use a wider range of the inductor and output capacitor combinations.

The PL30502 supports the adjustable switching frequency up to 2.2MHz. The device implements a programmable cycle-by-cycle current limit to protect the device from overload during the boost operation phase. The PL30502 triggers the hiccup short protection if the output current further increases and exceeds the short current threshold or the output voltage drops below the short threshold. And this device recovers automatically once the short condition releases.

Additionally, the PL30502 provides the gate driver for the external FET to isolate the output from input during shutdown.

8.2 Functional Block Diagram




Figure 15 PL30502 Block Diagram

8.3 Feature Description

8.3.1 Under-voltage Lockout

An under-voltage lockout (UVLO) circuit stops the operation of the converter when the input voltage drops below the UVLO threshold of 2.25 V. A hysteresis of 350 mV is added so that the device cannot be enabled

DS-PL30502-Rev. 1.0 www.szxunrui.cn 8 of 17



again until the input voltage exceeds 2.6 V. This function is implemented in order to prevent malfunctioning of the device when the input voltage is between 2.25 V and 2.6 V.

8.3.2 Enable and Disable

When the input voltage is above UVLO rising threshold of 2.6 V and the EN pin is pulled high above 1.2 V, the PL30502 is enabled. When the EN pin is pulled below 1 V, the PL30502 goes into the shutdown mode and stops switching.

8.3.3 Startup

When the input voltage to the device exceeds the UVLO threshold and EN pin pulled to high as well, the PL30502 starts to ramp up the output voltage. There is a switching pre-charge phase and the output voltage is charged up to input voltage (1.0 x VIN).

After the pre-charge phase ends (typical 4 ms), The PL30502 gradually turns on the external FET at the output side, which completely disconnects the output from the input during shutdown or output short happens. After the turn-on phase ends (typical 4 ms), The PL30502 regulates the FB pin to the internal soft start voltage and results in a gradual rise of the output voltage starting from the input voltage level to the target output voltage. The soft start time is typical 4 ms, which helps the regulator to gradually reach the steady state setting point, thus reducing the startup stresses and surges.

8.3.4 Load Disconnect Gate Driver

The PL30502 device provides a DISDRV pin to drive the external FET at the output side, which completely disconnects the output from the input during shutdown or output short happens. During the device's start-up phase, the disconnect FET is controlled by the gate driver voltage of the external disconnect FET, there is an internal 55 µA (typical) sink current. The load disconnect FET connection is shown as Figure 7.

The driver voltage and turn on / off timing can be set via the resistor and capacitor connecting between the DISDRV pin and the source of the external FET. See the Application and Implementation section for the details of how to select the gate resistor and capacitor.




Figure 16

8.3.5 Adjustable Cycle-by-Cycle Switching Current Limit

When the PL30502 is in the normal boost switching phase, the device is prevented from the over current condition via the cycle by cycle current limit by sensing the current through the internal low-side FET. When the peak switch current triggers the current limit threshold, the low-side switch turns off to prevent the switching current further increasing.

The peak switch current limit can be set by a resistor connecting with the ILIMIT pin. The relationship between the current limit and the resistor is determined by Equation 1

DS-PL30502-Rev. 1.0 www.szxunrui.cn 9 of 17



$$R_{LIMIT} = \frac{1000}{I_{LIMIT}} \tag{1}$$

Where RLIMIT is the resistor for setting the current limit, with the unit of $k\Omega$, ILIMIT is switching peak current limit, with the unit of A. For instance, when the resistor value is 100 k Ω , the switch peak current limit is 10 A.

8.3.6 Output Short Protection (with load disconnected FET)

In addition to the cycle-by-cycle current limiting, the PL30502 also has the output short protection. If theinductor current reaches the short protection limit threshold (typical 20A) or the output voltage drops below 30%(typical) of the normal output voltage, the device enters into the hiccup protection mode. In the hiccup mode, thedevice shuts down itself and restarts after 120ms (typical) waiting time which helps to reduce the total thermal dissipation. After the short condition releases, the device can recover automatically and restart the start-up phase.

8.3.7 Adjustable Switching Frequency

The PL30502 features of a wide adjustable switching frequency ranging up to 2.2MHz. The switching frequency is set by a resistor connecting with the FREQ pin. This pin cannot be left floating in the application. Use Equation 2to calculate the resistor value for a desired frequency.

$$Freq = \frac{50000}{R_{Freq}} \text{ kHz}$$
 (2)

Where R_{Freq} is the resistor for setting the frequency, with the unit of $k\Omega$, Freq is switching frequency, with the unit of kHz. For instance, when the resistor value is 100 k Ω , the switching frequency is 500 kHz.

8.3.8 Error Amplifier

The PL30502 has a trans-conductance amplifier and compares the feedback voltage with the internal voltage reference (or the internal soft start voltage during startup phase). The trans-conductance of the error amplifier is 610 µA / V typically. The loop compensation components are required to be placed between the COMP terminal and ground to balance the loop stability and the transient response time.

8.3.9 Start-up with the Output Pre-Biased

The PL30502 has been designed to prevent the low-side FET from discharging a pre-biased output. During the pre-biased startup, both high-side and low-side FETs are not allowed to be turned on until the internal soft start voltage is higher than the sensed output voltage at FB pin.

8.3.10 Bootstrap Voltage (BST)

The PL30502 has an integrated bootstrap regulator, and requires a small ceramic capacitor between the BST pin and SW pin to provide the gate drive voltage for the high-side FET. The bootstrap capacitor is charged when the BST-SW voltage is below regulation. The value of this ceramic capacitor should be above 100 nF. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended because of the stable characteristics over temperature and DC biased voltage.

8.3.11 Over-voltage Protection

If the voltage at the VBUS pin is detected above over-voltage protection threshold, typically 21 V, the PL30502

DS-PL30502-Rev. 1.0 www.szxunrui.cn 10 of 17



stops switching immediately until the voltage at the V_{BUS} pin drops lower than the output over voltage protection threshold (with 500mV hysteresis). This function prevents the devices against the over-voltage and secures the circuits connected to the output from excessive over voltage.

8.3.12 Thermal Shutdown

A thermal shutdown is implemented to prevent the damage due to the excessive heat and power dissipation. Typically, the thermal shutdown occurs at the junction temperature exceeding 150°C. When the thermal shutdown is triggered, the device stops switching and recover when the junction temperature falls below 130°C(typical).

8.4 Device Functional Modes

PL30502 operates at the adaptive constant off time peak current mode control (CMCOT). At the beginning of each switching cycle, the low-side FET switch turns on, and the inductor current ramps up to a peak current that is determined by the output of the internal error amplifier. The PWM controller turns off the low-side FET when the peak inductor current reaches a threshold level set by the error amplifier output. After the low-side FET turns off, the high-side synchronous FET is turned on after a short dead time until the adaptive off timer end or until the inductor current reaches the reverse current sense threshold.

During the portion of the switching cycle when the low-side FET is on, the input voltage is applied across the inductor and stores the energy as the inductor current ramps up. Meanwhile only the output capacitor supplies the load current. When it turns off the low-side FET, the inductor transfers the stored energy via the high-side synchronous FET to replenish the output capacitor and also supply the load current. This operation repeats every switching cycle.



9 Application and Implementation

9.1 Setting the switching Frequency

The switching frequency of the PL30502 is set at 500 kHz. Use Equation 2 to calculate the required resistor value. For a target switching frequency of 500 kHz, The calculated value is 100 k Ω .

9.2 Setting the Cycle-By-Cycle Current Limit

The current limit of the PL30502 could be programmed by an external resistor. Use Equation 1 to calculate the required resistor value. For a target current limit of 10 A, the calculated resistor value is 100 kΩ.

9.3 Setting the Output Voltage

Choose R1 and R2 to program the proper output voltage. To minimize the power consumption under light load, it is desirable to choose large resistance values for both R1 and R2. A value between 10k and 1M is recommended for both resistors. If R1=200k is chosen, then R2 can be calculated to be:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R_1}{R_2}\right) \tag{3}$$




Figure 17

9.4 Selecting the Inductor

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum verage input current. The inductance is calculated as:

$$L = \left(\frac{V_{IN}}{V_{OUT}}\right)^2 \times \frac{V_{OUT} - V_{IN}}{0.4 \times F_{SW} \times I_{OUT} MAX}$$
(4)

where F_{SW} is the switching frequency and $I_{OUT\ MAX}$ is the maximum load current.

PL30502 is less sensitive to the ripple current variations. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of an inductor must be selected to guarantee an adequate margin to the peak inductor current under full load conditions.

$$I_{SAT_MIN} > \frac{V_{OUT}}{V_{IN}} \times I_{OUT_MAX} + \left(\frac{V_{IN}}{V_{OUT}}\right)^2 \times \frac{V_{OUT} - V_{IN}}{2 \times F_{SW} \times L}$$
 (5)

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to a chieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<10mohm to achieve a good overall efficiency.

DS-PL30502-Rev. 1.0 www.szxunrui.cn 12 of 17



9.5 Selecting the Output Capacitors

The Boost Output capacitor CBD and disconnection FET Output capacitor COUT are selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken in to account when selecting these capacitors. For the best performance, it is recommended to use X5R or better grade ceramic capacitor with 25V rating and more than 22uF capacitors.

9.6 Selecting the Input Capacitors

Multilayer ceramic capacitors are an excellent choice for the input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Input capacitors should be located as close as possible to the device. While a 22-µF input capacitor is sufficient for the most applications, larger values may be used to reduce input current ripple.

Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. Additional "bulk" capacitance (electrolytic or tantalum) in this circumstance, should be placed between CIN and the power source lead to reduce ringing that can occur between the inductance of the power source leads and CIN.

9.7 Selecting the Disconnect FET

The PL30502 provides a gate driver to control an external FET to disconnect the output from the input at shutdown or output short conditions, shown in Figure 7.

The V_{DS}, I_{DS} and safe operation area (SOA) should be taken into consideration when selecting the FET:

- The drain-to-source voltage rating should be higher than the output max. voltage, VDS_DIS_MAX = VOUT,
- The drain-to-source RMS current rating is the maximum output current. I DS_DIS_RMS = IOUT,
- The SOA should be considered when the output short occurs, and there is heat caused by the short protection response time and surge current, SOA > QSHORT.

$$Q_{SHORT} = 0.5 \times V_{OUT} \times I_{SHORT} \times T_{SHORT}$$
 (6)

where

- \bullet $V_{\text{DS_DIS_Max}}$ is the maximum drain-source voltage
- IDS_DIS is the drain-source RMS current
- Ishort is the short current
- Tshort is the response time before the short protection triggered
- Qshort is the heat produced for the output short

For instance: Vout = 16 V, Ishort = 20 A, Tshort = 30 μ s.

SOA \geq 4.8 mJ, VDS_DIS_MAX \geq 16 V.

An additional capacitor between the gate and source of the external FET is required to slow the turn-on speed.

$$T_{\text{ON_PFET}} = \frac{V_{\text{TH_PFET}} \times C_{\text{GS_PFET}}}{I_{\text{DIS_PFET}}}$$
 (7)



where

- Ton PFET is the on time of external FET
- VTH_PFET is the gate threshold of external FET
- · Ces_PFET is the total gate capacitance of connected between gate and source external FET. (including the gate-source capacitance of the FET)
- •IDIS_PFET is the discharge current inside of PL30502, it is 55µA typically

Given 1.5 V threshold, Cgs_PFET is 10nF, the Ton_PFET is around 300µs.Please be aware that the maximum turn on time should not exceed 4ms, and the maximum capacitance Cgs_PFET should be < 100nF. Otherwise, the PL30502 could not startup normally if the disconnect FET could not be turn on within the 4ms.

The gate resistor depends on the gate-source voltage of the external FET,

$$R_{GATE} = \frac{V_{GATE}}{I_{DIS\ PFET}}$$
 (8)

Given the 5-V Vgate, the Rgate = $100k\Omega$.

9.8 Selecting the Bootstrap Capacitor

The bootstrap capacitor between the BST and SW pin supplies the gate current to charge the high-side FET device gate during each cycle's turn-on and also supplies charge for the bootstrap capacitor. The recommended value of the bootstrap capacitor is 0.1µF to 1µF. CBST should be a good quality, low ESR, ceramic capacitor located at the pins of the device to minimize potentially damaging voltage transients caused by trace inductance. A value of 0.1µF was selected for this design example.

9.9 Selecting the VCC Capacitor

The primary purpose of the VCC capacitor is to supply the peak transient currents of the driver and bootstrap capacitor as well as provide stability for the VCC regulator. The value of CVCC should be at least 10 times greater than the value of CBST, and should be a good quality, low ESR, ceramic capacitor. CVCC should be placed close to the pins of the IC to minimize potentially damaging voltage transients caused by the trace inductance. A value of 4.7 µF was selected for this design example.

DS-PL30502-Rev. 1.0 www.szxunrui.cn 14 of 17



9.10 Design Example

9.10.1 PL30502 with 14-V Output from 2.7-V to 4.4-V Input Voltage

The Figure 18 is the typical application schematic for 2.7-V to 4.4-V input (single cell Li+ battery) to output 14-Voutput converter. The inductor can be lower to 1.8µH for the 14-V output.




Figure 18. 14-V Output Voltage With Load Disconnect Function

9.10.2 PL30502 Without Load Disconnect Function

The Figure 19 is the typical application schematic is for 6-V to 14-V input (2 / 3 cells Li+ battery or 12-V bus) to output 16-V output converter without load disconnect. With removing the load disconnect FET, it simplifies the design and minimizes the external components.




Figure 19. 14-V Output Voltage Without Load Disconnect Functio



10 PCB Layout

10.1 Layout Guidelines

The basic PCB board layout requires a separation of sensitive signal and power paths. If the layout is not carefully done, the regulator could suffer from the instability or noise problems.

The checklist below is suggested that be followed to get good performance for a well-designed board:

- 1. Minimize the high current path including the switch FET, rectifier FET, and the output capacitor. This loop contains high di/dt switching currents (nano seconds per ampere) and easy to transduce the high frequency noise:
- 2. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize inter plane coupling;
- 3. Use a combination of bulk capacitors and smaller ceramic capacitors with low series resistance for the input and output capacitors. Place the smaller capacitors closer to the IC to provide a low impedance path for decoupling the noise;
- 4. The ground area near the IC must provide adequate heat dissipating area. Connect the wide power bus (e.g., VOUT, SW, GND) to the large area of copper, or to the bottom or internal layer ground plane, using vias for enhanced thermal dissipation;
- 5. Place the input capacitor being close to the VIN pin and the PGND pin in order to reduce the input supply ripple;
- 6. Place the noise sensitive network like the feedback and compensation being far away from the SW trace;
- 7. Use a separate ground trace to connect the feedback, compensation, frequency set, and the current limit set circuitry. Connect this ground trace to the main power ground at a single point to minimize circulating currents.

10.2 Layout Example




Figure 20. Top lay





Figure 21. Bottom lay

16 of 17



11 Packaging Information



BOTTOM VIEW

		SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS		Α	0.7	0.75	0.8
STAND OFF		A1	0	0.02	0.05
MOLD THICKNESS		A2		0.55	
L/F THICKNESS		A3		0.203 REF	
LEAD WIDTH		b	0.2	0.25	0.3
BODY SIZE	×	D	3.5 BSC		
BODT SIZE	Y	E		3 BSC	
LEAD PITCH		е	0.5 BSC		
LEAD FIICH		e1	0.55 BSC		
LEAD LENGTH		L	0.4 0.5 0.6		
PACKAGE EDGE TOLERA	NCE	aaa	0.1		
MOLD FLATNESS		ccc	0.1		
COPLANARITY		eee		0.08	
LEAD OFFSET		bbb	0.1		